Home
last modified time | relevance | path

Searched refs:SCG_CSR_DIVEXT_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h16295 #define SCG_CSR_DIVEXT_MASK (0xF00U) macro
16315 … (((uint32_t)(((uint32_t)(x)) << SCG_CSR_DIVEXT_SHIFT)) & SCG_CSR_DIVEXT_MASK)
DRV32M1_zero_riscy.h17123 #define SCG_CSR_DIVEXT_MASK (0xF00U) macro
17143 … (((uint32_t)(((uint32_t)(x)) << SCG_CSR_DIVEXT_SHIFT)) & SCG_CSR_DIVEXT_MASK)