Home
last modified time | relevance | path

Searched refs:RSIM_SW_CONFIG_RADIO_POR_BIT_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h15046 #define RSIM_SW_CONFIG_RADIO_POR_BIT_MASK (0x100U) macro
15048 …t32_t)(((uint32_t)(x)) << RSIM_SW_CONFIG_RADIO_POR_BIT_SHIFT)) & RSIM_SW_CONFIG_RADIO_POR_BIT_MASK)
DRV32M1_zero_riscy.h15874 #define RSIM_SW_CONFIG_RADIO_POR_BIT_MASK (0x100U) macro
15876 …t32_t)(((uint32_t)(x)) << RSIM_SW_CONFIG_RADIO_POR_BIT_SHIFT)) & RSIM_SW_CONFIG_RADIO_POR_BIT_MASK)