Home
last modified time | relevance | path

Searched refs:RSIM_DSM_CONTROL_WOR_SLEEP_REQUEST_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h15105 #define RSIM_DSM_CONTROL_WOR_SLEEP_REQUEST_MASK (0x10U) macro
15107 …t32_t)(x)) << RSIM_DSM_CONTROL_WOR_SLEEP_REQUEST_SHIFT)) & RSIM_DSM_CONTROL_WOR_SLEEP_REQUEST_MASK)
DRV32M1_zero_riscy.h15933 #define RSIM_DSM_CONTROL_WOR_SLEEP_REQUEST_MASK (0x10U) macro
15935 …t32_t)(x)) << RSIM_DSM_CONTROL_WOR_SLEEP_REQUEST_SHIFT)) & RSIM_DSM_CONTROL_WOR_SLEEP_REQUEST_MASK)