Home
last modified time | relevance | path

Searched refs:MU_CCR_RSTH_MASK (Results 1 – 4 of 4) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/drivers/
Dfsl_mu.c118 reg = (reg & ~(MU_CCR_HR_MASK | MU_CCR_RSTH_MASK | MU_CCR_BOOT_MASK)) | MU_CCR_BOOT(mode); in MU_BootCoreB()
150 uint32_t ccr = base->CCR & ~(MU_CCR_HR_MASK | MU_CCR_RSTH_MASK | MU_CCR_BOOT_MASK); in MU_HardwareResetOtherCore()
156 ccr |= MU_CCR_RSTH_MASK; in MU_HardwareResetOtherCore()
Dfsl_mu.h491 base->CCR |= MU_CCR_RSTH_MASK; in MU_HoldCoreBReset()
/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h14293 #define MU_CCR_RSTH_MASK (0x4U) macro
14299 …) (((uint32_t)(((uint32_t)(x)) << MU_CCR_RSTH_SHIFT)) & MU_CCR_RSTH_MASK)
DRV32M1_zero_riscy.h14975 #define MU_CCR_RSTH_MASK (0x4U) macro
14981 …) (((uint32_t)(((uint32_t)(x)) << MU_CCR_RSTH_SHIFT)) & MU_CCR_RSTH_MASK)