Home
last modified time | relevance | path

Searched refs:MSCM_CFG2_TMLSZ_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h13622 #define MSCM_CFG2_TMLSZ_MASK (0xFF000000U) macro
13624 … (((uint32_t)(((uint32_t)(x)) << MSCM_CFG2_TMLSZ_SHIFT)) & MSCM_CFG2_TMLSZ_MASK)
DRV32M1_zero_riscy.h13801 #define MSCM_CFG2_TMLSZ_MASK (0xFF000000U) macro
13803 … (((uint32_t)(((uint32_t)(x)) << MSCM_CFG2_TMLSZ_SHIFT)) & MSCM_CFG2_TMLSZ_MASK)