Home
last modified time | relevance | path

Searched refs:MSCM_CFG0_DCWY_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h13587 #define MSCM_CFG0_DCWY_MASK (0xFFU) macro
13589 … (((uint32_t)(((uint32_t)(x)) << MSCM_CFG0_DCWY_SHIFT)) & MSCM_CFG0_DCWY_MASK)
DRV32M1_zero_riscy.h13766 #define MSCM_CFG0_DCWY_MASK (0xFFU) macro
13768 … (((uint32_t)(((uint32_t)(x)) << MSCM_CFG0_DCWY_SHIFT)) & MSCM_CFG0_DCWY_MASK)