Home
last modified time | relevance | path

Searched refs:LPSPI_CFGR0_HRPOL_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h11792 #define LPSPI_CFGR0_HRPOL_MASK (0x2U) macro
11798 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HRPOL_SHIFT)) & LPSPI_CFGR0_HRPOL_MASK)
DRV32M1_zero_riscy.h11936 #define LPSPI_CFGR0_HRPOL_MASK (0x2U) macro
11942 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HRPOL_SHIFT)) & LPSPI_CFGR0_HRPOL_MASK)