Home
last modified time | relevance | path

Searched refs:LPSPI_CFGR0_HREN_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h11785 #define LPSPI_CFGR0_HREN_MASK (0x1U) macro
11791 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HREN_SHIFT)) & LPSPI_CFGR0_HREN_MASK)
DRV32M1_zero_riscy.h11929 #define LPSPI_CFGR0_HREN_MASK (0x1U) macro
11935 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CFGR0_HREN_SHIFT)) & LPSPI_CFGR0_HREN_MASK)