Home
last modified time | relevance | path

Searched refs:LPSPI_CCR_SCKDIV_MASK (Results 1 – 3 of 3) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/drivers/
Dfsl_lpspi.c400 base->CCR = (base->CCR & ~LPSPI_CCR_SCKDIV_MASK) | LPSPI_CCR_SCKDIV(bestScaler); in LPSPI_MasterSetBaudRate()
/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h11913 #define LPSPI_CCR_SCKDIV_MASK (0xFFU) macro
11915 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_SCKDIV_SHIFT)) & LPSPI_CCR_SCKDIV_MASK)
DRV32M1_zero_riscy.h12057 #define LPSPI_CCR_SCKDIV_MASK (0xFFU) macro
12059 … (((uint32_t)(((uint32_t)(x)) << LPSPI_CCR_SCKDIV_SHIFT)) & LPSPI_CCR_SCKDIV_MASK)