Home
last modified time | relevance | path

Searched refs:GENFSK_XCVR_STS_RX_IN_SEARCH_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h24356 #define GENFSK_XCVR_STS_RX_IN_SEARCH_MASK (0x400U) macro
24358 …t32_t)(((uint32_t)(x)) << GENFSK_XCVR_STS_RX_IN_SEARCH_SHIFT)) & GENFSK_XCVR_STS_RX_IN_SEARCH_MASK)
DRV32M1_zero_riscy.h6953 #define GENFSK_XCVR_STS_RX_IN_SEARCH_MASK (0x400U) macro
6955 …t32_t)(((uint32_t)(x)) << GENFSK_XCVR_STS_RX_IN_SEARCH_SHIFT)) & GENFSK_XCVR_STS_RX_IN_SEARCH_MASK)