Home
last modified time | relevance | path

Searched refs:GENFSK_XCVR_STS_RX_IN_PROGRESS_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h24359 #define GENFSK_XCVR_STS_RX_IN_PROGRESS_MASK (0x800U) macro
24361 …t)(((uint32_t)(x)) << GENFSK_XCVR_STS_RX_IN_PROGRESS_SHIFT)) & GENFSK_XCVR_STS_RX_IN_PROGRESS_MASK)
DRV32M1_zero_riscy.h6956 #define GENFSK_XCVR_STS_RX_IN_PROGRESS_MASK (0x800U) macro
6958 …t)(((uint32_t)(x)) << GENFSK_XCVR_STS_RX_IN_PROGRESS_SHIFT)) & GENFSK_XCVR_STS_RX_IN_PROGRESS_MASK)