Home
last modified time | relevance | path

Searched refs:GENFSK_EVENT_TMR_EVENT_TMR_ADD_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h24254 #define GENFSK_EVENT_TMR_EVENT_TMR_ADD_MASK (0x2000000U) macro
24256 …t)(((uint32_t)(x)) << GENFSK_EVENT_TMR_EVENT_TMR_ADD_SHIFT)) & GENFSK_EVENT_TMR_EVENT_TMR_ADD_MASK)
DRV32M1_zero_riscy.h6851 #define GENFSK_EVENT_TMR_EVENT_TMR_ADD_MASK (0x2000000U) macro
6853 …t)(((uint32_t)(x)) << GENFSK_EVENT_TMR_EVENT_TMR_ADD_SHIFT)) & GENFSK_EVENT_TMR_EVENT_TMR_ADD_MASK)