Home
last modified time | relevance | path

Searched refs:FB_CSCR_SWS_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h6044 #define FB_CSCR_SWS_MASK (0xFC000000U) macro
6046 …) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_SWS_SHIFT)) & FB_CSCR_SWS_MASK)
DRV32M1_zero_riscy.h5315 #define FB_CSCR_SWS_MASK (0xFC000000U) macro
5317 …) (((uint32_t)(((uint32_t)(x)) << FB_CSCR_SWS_SHIFT)) & FB_CSCR_SWS_MASK)