Home
last modified time | relevance | path

Searched refs:EMVSIM_TX_GETU_GETU_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h5312 #define EMVSIM_TX_GETU_GETU_MASK (0xFFU) macro
5320 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_TX_GETU_GETU_SHIFT)) & EMVSIM_TX_GETU_GETU_MASK)
DRV32M1_zero_riscy.h4583 #define EMVSIM_TX_GETU_GETU_MASK (0xFFU) macro
4591 … (((uint32_t)(((uint32_t)(x)) << EMVSIM_TX_GETU_GETU_SHIFT)) & EMVSIM_TX_GETU_GETU_MASK)