Home
last modified time | relevance | path

Searched refs:DMA_INT_INT5_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h3491 #define DMA_INT_INT5_MASK (0x20U) macro
3497 … (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT5_SHIFT)) & DMA_INT_INT5_MASK)
DRV32M1_zero_riscy.h3154 #define DMA_INT_INT5_MASK (0x20U) macro
3160 … (((uint32_t)(((uint32_t)(x)) << DMA_INT_INT5_SHIFT)) & DMA_INT_INT5_MASK)