Home
last modified time | relevance | path

Searched refs:DMAMUX_CHCFG_TRIG_MASK (Results 1 – 3 of 3) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/drivers/
Dfsl_dmamux.h126 base->CHCFG[channel] |= DMAMUX_CHCFG_TRIG_MASK; in DMAMUX_EnablePeriodTrigger()
141 base->CHCFG[channel] &= ~DMAMUX_CHCFG_TRIG_MASK; in DMAMUX_DisablePeriodTrigger()
/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h4608 #define DMAMUX_CHCFG_TRIG_MASK (0x40000000U) macro
4614 … (((uint32_t)(((uint32_t)(x)) << DMAMUX_CHCFG_TRIG_SHIFT)) & DMAMUX_CHCFG_TRIG_MASK)
DRV32M1_zero_riscy.h3879 #define DMAMUX_CHCFG_TRIG_MASK (0x40000000U) macro
3885 … (((uint32_t)(((uint32_t)(x)) << DMAMUX_CHCFG_TRIG_SHIFT)) & DMAMUX_CHCFG_TRIG_MASK)