Home
last modified time | relevance | path

Searched refs:CAU3_DBGMCMD_R_0_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h1983 #define CAU3_DBGMCMD_R_0_MASK (0x40000000U) macro
1985 … (((uint32_t)(((uint32_t)(x)) << CAU3_DBGMCMD_R_0_SHIFT)) & CAU3_DBGMCMD_R_0_MASK)
DRV32M1_zero_riscy.h1766 #define CAU3_DBGMCMD_R_0_MASK (0x40000000U) macro
1768 … (((uint32_t)(((uint32_t)(x)) << CAU3_DBGMCMD_R_0_SHIFT)) & CAU3_DBGMCMD_R_0_MASK)