Home
last modified time | relevance | path

Searched refs:CAU3_DBGCSR_SIM_SHIFT (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h1893 #define CAU3_DBGCSR_SIM_SHIFT (5U) macro
1898 …GCSR_SIM(x) (((uint32_t)(((uint32_t)(x)) << CAU3_DBGCSR_SIM_SHIFT)) & CAU3_D…
DRV32M1_zero_riscy.h1676 #define CAU3_DBGCSR_SIM_SHIFT (5U) macro
1681 …GCSR_SIM(x) (((uint32_t)(((uint32_t)(x)) << CAU3_DBGCSR_SIM_SHIFT)) & CAU3_D…