Home
last modified time | relevance | path

Searched refs:CAU3_DBGCSR_SIMHF_SHIFT (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h1921 #define CAU3_DBGCSR_SIMHF_SHIFT (17U) macro
1926 …CSR_SIMHF(x) (((uint32_t)(((uint32_t)(x)) << CAU3_DBGCSR_SIMHF_SHIFT)) & CAU3_…
DRV32M1_zero_riscy.h1704 #define CAU3_DBGCSR_SIMHF_SHIFT (17U) macro
1709 …CSR_SIMHF(x) (((uint32_t)(((uint32_t)(x)) << CAU3_DBGCSR_SIMHF_SHIFT)) & CAU3_…