Home
last modified time | relevance | path

Searched refs:CAU3_DBGCSR_FRCH_MASK (Results 1 – 2 of 2) sorted by relevance

/hal_openisa-latest/vega_sdk_riscv/devices/RV32M1/
DRV32M1_ri5cy.h1899 #define CAU3_DBGCSR_FRCH_MASK (0x100U) macro
1905 … (((uint32_t)(((uint32_t)(x)) << CAU3_DBGCSR_FRCH_SHIFT)) & CAU3_DBGCSR_FRCH_MASK)
DRV32M1_zero_riscy.h1682 #define CAU3_DBGCSR_FRCH_MASK (0x100U) macro
1688 … (((uint32_t)(((uint32_t)(x)) << CAU3_DBGCSR_FRCH_SHIFT)) & CAU3_DBGCSR_FRCH_MASK)