Home
last modified time | relevance | path

Searched refs:txFifoWatermark (Results 1 – 18 of 18) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/components/serial_manager/
Dfsl_component_serial_port_uart.h75 uint8_t txFifoWatermark; member
94 uint8_t txFifoWatermark; member
/hal_nxp-latest/mcux/mcux-sdk/drivers/uart/
Dfsl_uart.c218 assert((uint8_t)FSL_FEATURE_UART_FIFO_SIZEn(base) >= config->txFifoWatermark); in UART_Init()
311 base->TWFIFO = config->txFifoWatermark; in UART_Init()
410 config->txFifoWatermark = 0; in UART_GetDefaultConfig()
Dfsl_uart.h165 uint8_t txFifoWatermark; /*!< TX FIFO watermark */ member
/hal_nxp-latest/mcux/middleware/mcux-sdk-middleware-connectivity-framework/platform/imx_rt/
Dfwk_platform_hdlc.c79 .txFifoWatermark = 0,
/hal_nxp-latest/mcux/mcux-sdk/drivers/lpflexcomm/lpuart/
Dfsl_lpuart.c278 assert((uint8_t)FSL_FEATURE_LPUART_FIFO_SIZEn(base) > config->txFifoWatermark); in LPUART_Init()
418 base->WATER = (((uint32_t)(config->rxFifoWatermark) << 16U) | config->txFifoWatermark); in LPUART_Init()
586 config->txFifoWatermark = 0U; in LPUART_GetDefaultConfig()
Dfsl_lpuart.h321 uint8_t txFifoWatermark; /*!< TX FIFO watermark */ member
/hal_nxp-latest/mcux/mcux-sdk/components/uart/
Dfsl_adapter_uart.h185 uint8_t txFifoWatermark; member
Dfsl_adapter_lpuart.c656 if (uart_config->txFifoWatermark > 0U) in HAL_UartInitCommon()
658 lpuartConfig.txFifoWatermark = in HAL_UartInitCommon()
659 MIN(uart_config->txFifoWatermark, in HAL_UartInitCommon()
Dfsl_adapter_uart.c264 uartConfig.txFifoWatermark = 0; in HAL_UartInit()
/hal_nxp-latest/mcux/mcux-sdk/utilities/debug_console/debug_console/
Dfsl_debug_console.c765 .txFifoWatermark = 0U,
790 .txFifoWatermark = 0U, in DbgConsole_Init()
/hal_nxp-latest/mcux/mcux-sdk/utilities/debug_console/
Dfsl_debug_console.c766 .txFifoWatermark = 0U,
791 .txFifoWatermark = 0U, in DbgConsole_Init()
/hal_nxp-latest/mcux/mcux-sdk/drivers/lpuart/
Dfsl_lpuart.c364 assert((uint8_t)FSL_FEATURE_LPUART_FIFO_SIZEn(base) > config->txFifoWatermark); in LPUART_Init()
515 base->WATER = (((uint32_t)(config->rxFifoWatermark) << 16U) | config->txFifoWatermark); in LPUART_Init()
666 config->txFifoWatermark = 0U; in LPUART_GetDefaultConfig()
Dfsl_lpuart.h250 uint8_t txFifoWatermark; /*!< TX FIFO watermark */ member
/hal_nxp-latest/mcux/mcux-sdk/drivers/iuart/
Dfsl_uart.h176 uint8_t txFifoWatermark; /*!< TX FIFO watermark */ member
Dfsl_uart.c234 UART_SetTxFifoWatermark(base, config->txFifoWatermark); in UART_Init()
318 config->txFifoWatermark = 2; in UART_GetDefaultConfig()
/hal_nxp-latest/mcux/mcux-sdk/utilities/debug_console_lite/
Dfsl_debug_console.c98 usrtConfig.txFifoWatermark = 0U; in DbgConsole_Init()
/hal_nxp-latest/mcux/mcux-sdk/drivers/enet/
Dfsl_enet.h664 …uint8_t txFifoWatermark; /*!< For store and forward disable case, the data required in TX… member
Dfsl_enet.c660 configVal = ((uint32_t)config->txFifoWatermark) & ENET_TFWR_TFWR_MASK; in ENET_SetMacController()