Home
last modified time | relevance | path

Searched refs:settings (Results 1 – 25 of 59) sorted by relevance

123

/hal_nxp-latest/mcux/middleware/wifi_nxp/sdio_nxp_abs/
Dfwdnld_sdio.c206 static fwdnld_intf_ret_t sdio_prep_for_fwdnld(fwdnld_intf_t *intf, void *settings) in sdio_prep_for_fwdnld() argument
212 static fwdnld_intf_ret_t sdio_post_fwdnld_check_conn_ready(fwdnld_intf_t *intf, void *settings) in sdio_post_fwdnld_check_conn_ready() argument
357 fwdnld_intf_t *sdio_init_interface(void *settings) in sdio_init_interface() argument
/hal_nxp-latest/mcux/scripts/pinctrl/
DREADME.md10 | `gen_soc_headers.py` | Generates pin control dtsi files defining SOC pinmux settings |
48 To generate pin control files for a board, first generate a board settings file,
57 your MCUXpresso config tools data source, and board settings file respectively.
/hal_nxp-latest/mcux/middleware/wifi_nxp/sdio_nxp_abs/incl/
Dfwdnld_sdio.h30 extern fwdnld_intf_t *sdio_init_interface(void *settings);
/hal_nxp-latest/mcux/mcux-sdk/
DSW-Content-Register.txt744 NVS Name: Connectivity settings
755 settings Name: Connectivity settings
761 Description: Connectivity settings module - Zephyr
762 settings implementation over OSA
/hal_nxp-latest/mcux/middleware/mcux-sdk-middleware-multicore/rpmsg_lite/
DREADME.md111 … be customized by the user by including rpmsg_config.h file with custom settings. The following ta…
125 …red memory configuration and replacing the shared memory related global settings from rpmsg_config…
133 The set of style settings used for clang-format is defined in the `.clang-format` file, placed in a…
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/xtensa/gdbio/ldscripts/
Delf32xtensa.xbn80 /* Various memory-map dependent cache attribute settings: */
Delf32xtensa.xn80 /* Various memory-map dependent cache attribute settings: */
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/xtensa/min-rt/ldscripts/
Delf32xtensa.xn80 /* Various memory-map dependent cache attribute settings: */
Delf32xtensa.xbn80 /* Various memory-map dependent cache attribute settings: */
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/xtensa/sim/ldscripts/
Delf32xtensa.xbn80 /* Various memory-map dependent cache attribute settings: */
Delf32xtensa.xn80 /* Various memory-map dependent cache attribute settings: */
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD5/xtensa/gdbio/ldscripts/
Delf32xtensa.xbn80 /* Various memory-map dependent cache attribute settings: */
Delf32xtensa.xn80 /* Various memory-map dependent cache attribute settings: */
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD5/xtensa/min-rt/ldscripts/
Delf32xtensa.xbn80 /* Various memory-map dependent cache attribute settings: */
Delf32xtensa.xn80 /* Various memory-map dependent cache attribute settings: */
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD7/xtensa/gdbio/ldscripts/
Delf32xtensa.xbn80 /* Various memory-map dependent cache attribute settings: */
Delf32xtensa.xn80 /* Various memory-map dependent cache attribute settings: */
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD7/xtensa/min-rt/ldscripts/
Delf32xtensa.xbn80 /* Various memory-map dependent cache attribute settings: */
Delf32xtensa.xn80 /* Various memory-map dependent cache attribute settings: */
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8US5/xtensa/gdbio/ldscripts/
Delf32xtensa.xbn80 /* Various memory-map dependent cache attribute settings: */
Delf32xtensa.xn80 /* Various memory-map dependent cache attribute settings: */
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8US5/xtensa/min-rt/ldscripts/
Delf32xtensa.xbn80 /* Various memory-map dependent cache attribute settings: */
Delf32xtensa.xn80 /* Various memory-map dependent cache attribute settings: */
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8US3/xtensa/gdbio/ldscripts/
Delf32xtensa.xbn80 /* Various memory-map dependent cache attribute settings: */
Delf32xtensa.xn80 /* Various memory-map dependent cache attribute settings: */

123