| /hal_nxp-latest/mcux/mcux-sdk/boards/evkmimx8mq/ |
| D | clock_config.c | 76 .refDiv1 = 1U, /*!< PLL1 input = 25 / 1 = 25MHZ */ 86 .refDiv1 = 1U, /*!< PLL1 input = 25 / 1 = 25MHZ */ 96 .refDiv1 = 1U, /*!< PLL1 input = 25 / 1 = 25MHZ */
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ5/drivers/ |
| D | fsl_clock.c | 862 assert(config->refDiv1 != 0U); in CLOCK_InitSSCGPll() 883 if ((CLOCK_GetPllRefClkFreq(type) / (config->refDiv1)) > SSCG_PLL1_FILTER_RANGE) in CLOCK_InitSSCGPll() 897 CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIVR1((uint32_t)(config->refDiv1) - 1U) | pll1Filter; in CLOCK_InitSSCGPll() 920 …uint8_t refDiv1 = (uint8_t)CCM_BIT_FIELD_EXTRACTION(sscgCfg2, CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIV… in CLOCK_GetSSCGPllFreq() local 936 refClkFreq /= refDiv1; in CLOCK_GetSSCGPllFreq()
|
| D | fsl_clock.h | 1002 …uint8_t refDiv1; /*!< A 3bit divider to make sure the REF must be within the range 25MHZ~235MHZ ,p… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD7/drivers/ |
| D | fsl_clock.c | 862 assert(config->refDiv1 != 0U); in CLOCK_InitSSCGPll() 883 if ((CLOCK_GetPllRefClkFreq(type) / (config->refDiv1)) > SSCG_PLL1_FILTER_RANGE) in CLOCK_InitSSCGPll() 897 CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIVR1((uint32_t)(config->refDiv1) - 1U) | pll1Filter; in CLOCK_InitSSCGPll() 920 …uint8_t refDiv1 = (uint8_t)CCM_BIT_FIELD_EXTRACTION(sscgCfg2, CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIV… in CLOCK_GetSSCGPllFreq() local 936 refClkFreq /= refDiv1; in CLOCK_GetSSCGPllFreq()
|
| D | fsl_clock.h | 1002 …uint8_t refDiv1; /*!< A 3bit divider to make sure the REF must be within the range 25MHZ~235MHZ ,p… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD6/drivers/ |
| D | fsl_clock.c | 862 assert(config->refDiv1 != 0U); in CLOCK_InitSSCGPll() 883 if ((CLOCK_GetPllRefClkFreq(type) / (config->refDiv1)) > SSCG_PLL1_FILTER_RANGE) in CLOCK_InitSSCGPll() 897 CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIVR1((uint32_t)(config->refDiv1) - 1U) | pll1Filter; in CLOCK_InitSSCGPll() 920 …uint8_t refDiv1 = (uint8_t)CCM_BIT_FIELD_EXTRACTION(sscgCfg2, CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIV… in CLOCK_GetSSCGPllFreq() local 936 refClkFreq /= refDiv1; in CLOCK_GetSSCGPllFreq()
|
| D | fsl_clock.h | 1002 …uint8_t refDiv1; /*!< A 3bit divider to make sure the REF must be within the range 25MHZ~235MHZ ,p… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ6/drivers/ |
| D | fsl_clock.c | 862 assert(config->refDiv1 != 0U); in CLOCK_InitSSCGPll() 883 if ((CLOCK_GetPllRefClkFreq(type) / (config->refDiv1)) > SSCG_PLL1_FILTER_RANGE) in CLOCK_InitSSCGPll() 897 CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIVR1((uint32_t)(config->refDiv1) - 1U) | pll1Filter; in CLOCK_InitSSCGPll() 920 …uint8_t refDiv1 = (uint8_t)CCM_BIT_FIELD_EXTRACTION(sscgCfg2, CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIV… in CLOCK_GetSSCGPllFreq() local 936 refClkFreq /= refDiv1; in CLOCK_GetSSCGPllFreq()
|
| D | fsl_clock.h | 1002 …uint8_t refDiv1; /*!< A 3bit divider to make sure the REF must be within the range 25MHZ~235MHZ ,p… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ7/drivers/ |
| D | fsl_clock.c | 862 assert(config->refDiv1 != 0U); in CLOCK_InitSSCGPll() 883 if ((CLOCK_GetPllRefClkFreq(type) / (config->refDiv1)) > SSCG_PLL1_FILTER_RANGE) in CLOCK_InitSSCGPll() 897 CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIVR1((uint32_t)(config->refDiv1) - 1U) | pll1Filter; in CLOCK_InitSSCGPll() 920 …uint8_t refDiv1 = (uint8_t)CCM_BIT_FIELD_EXTRACTION(sscgCfg2, CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIV… in CLOCK_GetSSCGPllFreq() local 936 refClkFreq /= refDiv1; in CLOCK_GetSSCGPllFreq()
|
| D | fsl_clock.h | 1002 …uint8_t refDiv1; /*!< A 3bit divider to make sure the REF must be within the range 25MHZ~235MHZ ,p… member
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ5/ |
| D | system_MIMX8MQ5_cm4.c | 122 …uint8_t refDiv1 = (uint8_t)CCM_BIT_FIELD_VAL(sscgCfg2, CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIVR1_M… in GetSSCGPllFreq() local 153 refClkFreq /= refDiv1; in GetSSCGPllFreq()
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD7/ |
| D | system_MIMX8MD7_cm4.c | 122 …uint8_t refDiv1 = (uint8_t)CCM_BIT_FIELD_VAL(sscgCfg2, CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIVR1_M… in GetSSCGPllFreq() local 153 refClkFreq /= refDiv1; in GetSSCGPllFreq()
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MD6/ |
| D | system_MIMX8MD6_cm4.c | 122 …uint8_t refDiv1 = (uint8_t)CCM_BIT_FIELD_VAL(sscgCfg2, CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIVR1_M… in GetSSCGPllFreq() local 153 refClkFreq /= refDiv1; in GetSSCGPllFreq()
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ6/ |
| D | system_MIMX8MQ6_cm4.c | 122 …uint8_t refDiv1 = (uint8_t)CCM_BIT_FIELD_VAL(sscgCfg2, CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIVR1_M… in GetSSCGPllFreq() local 153 refClkFreq /= refDiv1; in GetSSCGPllFreq()
|
| /hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MQ7/ |
| D | system_MIMX8MQ7_cm4.c | 122 …uint8_t refDiv1 = (uint8_t)CCM_BIT_FIELD_VAL(sscgCfg2, CCM_ANALOG_SYS_PLL1_CFG2_PLL_REF_DIVR1_M… in GetSSCGPllFreq() local 153 refClkFreq /= refDiv1; in GetSSCGPllFreq()
|