Home
last modified time | relevance | path

Searched refs:r1 (Results 1 – 25 of 217) sorted by relevance

123456789

/hal_nxp-latest/mcux/mcux-sdk/middleware/mmcau/asm-cm0p/src/
Dmmcau_sha1_functions.s64 ldr r1, =sha1_initial_h
65 # ldmia r1, {r1-r5} @ load sha1_initial_h[0-4]
66 adds r1, #1<<2 @ move by 4 byte, make ldmia interruptible in MMCAU
67 ldmia r1!, {r2-r5} @ load sha1_initial_h[1-4] + move by 12 byte
68 subs r1, #1<<4 @ move back by 16 byte
69 ldr r1, [r1] @ load key[0]
71 stmia r0!, {r1-r5} @ store in sha1_state[0-4]
101 # r1 | num_blks (arg1)
131 ldr r1, =MMCAU_PPB_INDIRECT+((LDR+CA0)<<2)
133 # stmia r1!, {r3-r7} @ store in CA[0-4]
[all …]
Dmmcau_aes_functions.s52 # r1 | key_size (arg1)
80 cmp r1, #128 @ if key_size != 128,
86 cmp r1, #192 @ if key_size != 192,
97 # r1 | scratch
114 mov r1, r3 @ store r3 in scratch r1 to be interruptible
117 ldr r3, [r1] @ load to r3 from scratch address
134 # ldmia r0, {r0-r1,r7} @ load key[5-7]
136 ldmia r0!, {r1,r7} @ load key[6-7] and move r0 by 8 bytes
140 rev r1, r1 @ byterev(key[6]) = key_sch[6]
142 stmia r2!, {r0-r1, r7} @ store key_sch[5-7], key_sch++
[all …]
Dmmcau_md5_functions.s61 ldr r1, =md5_initial_h
62 # ldmia r1, {r1-r4} @ load md5_initial_h[0-3]
63 adds r1, #1<<2 @ move by 4 byte to make ldmia interuptible
64 ldmia r1!, {r2-r4} @ load md5_initial_h[1-3] and move r4 by 12 byte
65 subs r1, #1<<4 @ move back by 16 byte
66 ldr r1, [r1] @ load md5_initial_h[0]
67 # stmia r0!, {r1-r4} @ store in md5_state[0-3]
68 str r1, [r0, #0<<2] @ expand stmia into str to be interruptible
98 # r1 | num_blks (arg1)
115 push {r1-r2, r4-r7} @ store num_blks, *md5_state, regs
[all …]
Dmmcau_sha256_functions.s109 # r1 | num_blks (arg1)
147 ldr r1, =MMCAU_PPB_INDIRECT+((LDR+CA0)<<2)
149 # stmia r1!, {r4-r7} @ store in CA[0-3]
150 str r4, [r1, #0<<2] @ expand stmia into str to be interruptible
151 str r5, [r1, #1<<2]
152 str r6, [r1, #2<<2]
153 str r7, [r1, #3<<2]
154 adds r1, #4<<2
157 # stmia r1!, {r4-r7} @ store in CA[4-7]
158 str r4, [r1, #0<<2] @ expand stmia into str to be interruptible
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD5/gcc/
Dstartup_MIMX8UD5_cm33.S245 ldr r1, =__isr_vector
246 str r1, [r0]
247 ldr r2, [r1]
262 ldr r1, =__etext
274 ldr r0, [r1, r3]
282 ldrlt r0, [r1], #4
297 ldr r0, [r1, r3]
305 ldrlt r0, [r1], #4
328 ldr r1, =__bss_start__
333 cmp r1, r2
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD7/gcc/
Dstartup_MIMX8UD7_cm33.S245 ldr r1, =__isr_vector
246 str r1, [r0]
247 ldr r2, [r1]
262 ldr r1, =__etext
274 ldr r0, [r1, r3]
282 ldrlt r0, [r1], #4
297 ldr r0, [r1, r3]
305 ldrlt r0, [r1], #4
328 ldr r1, =__bss_start__
333 cmp r1, r2
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8US5/gcc/
Dstartup_MIMX8US5_cm33.S245 ldr r1, =__isr_vector
246 str r1, [r0]
247 ldr r2, [r1]
262 ldr r1, =__etext
274 ldr r0, [r1, r3]
282 ldrlt r0, [r1], #4
297 ldr r0, [r1, r3]
305 ldrlt r0, [r1], #4
328 ldr r1, =__bss_start__
333 cmp r1, r2
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8US3/gcc/
Dstartup_MIMX8US3_cm33.S245 ldr r1, =__isr_vector
246 str r1, [r0]
247 ldr r2, [r1]
262 ldr r1, =__etext
274 ldr r0, [r1, r3]
282 ldrlt r0, [r1], #4
297 ldr r0, [r1, r3]
305 ldrlt r0, [r1], #4
328 ldr r1, =__bss_start__
333 cmp r1, r2
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8UD3/gcc/
Dstartup_MIMX8UD3_cm33.S245 ldr r1, =__isr_vector
246 str r1, [r0]
247 ldr r2, [r1]
262 ldr r1, =__etext
274 ldr r0, [r1, r3]
282 ldrlt r0, [r1], #4
297 ldr r0, [r1, r3]
305 ldrlt r0, [r1], #4
328 ldr r1, =__bss_start__
333 cmp r1, r2
[all …]
/hal_nxp-latest/mcux/mcux-sdk/CMSIS/DSP/Source/TransformFunctions/
Darm_bitreversal2.S93 ADDS r3,r1,#1
95 ADDS r1,r2,#0
98 LDRH r2,[r1,#2]
99 LDRH r6,[r1,#0]
110 ADDS r1,r1,#4
118 ADDS r3,r1,#1
120 ADDS r1,r2,#0
123 LDRH r2,[r1,#2]
124 LDRH r6,[r1,#0]
133 ADDS r1,r1,#4
[all …]
Darm_cfft_radix4_q31.c152 q31_t t1, t2, r1, r2, s1, s2, co1, co2, co3, si1, si2, si3; in arm_radix4_butterfly_q31() local
191 r1 = (pSrc[(2U * i0)] >> 4U) + (pSrc[(2U * i2)] >> 4U); in arm_radix4_butterfly_q31()
204 pSrc[2U * i0] = (r1 + t1); in arm_radix4_butterfly_q31()
206 r1 = r1 - t1; in arm_radix4_butterfly_q31()
227 pSrc[2U * i1] = (((int32_t) (((q63_t) r1 * co2) >> 32)) + in arm_radix4_butterfly_q31()
232 ((int32_t) (((q63_t) r1 * si2) >> 32))) << 1U; in arm_radix4_butterfly_q31()
235 r1 = r2 + t1; in arm_radix4_butterfly_q31()
248 pSrc[2U * i2] = (((int32_t) (((q63_t) r1 * co1) >> 32)) + in arm_radix4_butterfly_q31()
253 ((int32_t) (((q63_t) r1 * si1) >> 32))) << 1U; in arm_radix4_butterfly_q31()
321 r1 = pSrc[2U * i0] + pSrc[2U * i2]; in arm_radix4_butterfly_q31()
[all …]
Darm_cfft_radix8_f16.c58 float16_t r1, r2, r3, r4, r5, r6, r7, r8; in arm_radix8_butterfly_f16() local
83 r1 = pSrc[2 * i1] + pSrc[2 * i5]; in arm_radix8_butterfly_f16()
91 t1 = r1 - r3; in arm_radix8_butterfly_f16()
92 r1 = r1 + r3; in arm_radix8_butterfly_f16()
95 pSrc[2 * i1] = r1 + r2; in arm_radix8_butterfly_f16()
96 pSrc[2 * i5] = r1 - r2; in arm_radix8_butterfly_f16()
97 r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1]; in arm_radix8_butterfly_f16()
105 t2 = r1 - s3; in arm_radix8_butterfly_f16()
106 r1 = r1 + s3; in arm_radix8_butterfly_f16()
109 pSrc[2 * i1 + 1] = r1 + r2; in arm_radix8_butterfly_f16()
[all …]
Darm_cfft_radix8_f32.c56 float32_t r1, r2, r3, r4, r5, r6, r7, r8; in arm_radix8_butterfly_f32() local
81 r1 = pSrc[2 * i1] + pSrc[2 * i5]; in arm_radix8_butterfly_f32()
89 t1 = r1 - r3; in arm_radix8_butterfly_f32()
90 r1 = r1 + r3; in arm_radix8_butterfly_f32()
93 pSrc[2 * i1] = r1 + r2; in arm_radix8_butterfly_f32()
94 pSrc[2 * i5] = r1 - r2; in arm_radix8_butterfly_f32()
95 r1 = pSrc[2 * i1 + 1] + pSrc[2 * i5 + 1]; in arm_radix8_butterfly_f32()
103 t2 = r1 - s3; in arm_radix8_butterfly_f32()
104 r1 = r1 + s3; in arm_radix8_butterfly_f32()
107 pSrc[2 * i1 + 1] = r1 + r2; in arm_radix8_butterfly_f32()
[all …]
Darm_cfft_radix4_f32.c485 float32_t t1, t2, r1, r2, s1, s2; in arm_radix4_butterfly_f32() local
524 r1 = pSrc[(2U * i0)] + pSrc[(2U * i2)]; in arm_radix4_butterfly_f32()
539 pSrc[2U * i0] = r1 + t1; in arm_radix4_butterfly_f32()
542 r1 = r1 - t1; in arm_radix4_butterfly_f32()
560 pSrc[2U * i1] = (r1 * co2) + (s1 * si2); in arm_radix4_butterfly_f32()
563 pSrc[(2U * i1) + 1U] = (s1 * co2) - (r1 * si2); in arm_radix4_butterfly_f32()
566 r1 = r2 + t1; in arm_radix4_butterfly_f32()
578 pSrc[2U * i2] = (r1 * co1) + (s1 * si1); in arm_radix4_butterfly_f32()
581 pSrc[(2U * i2) + 1U] = (s1 * co1) - (r1 * si1); in arm_radix4_butterfly_f32()
1007 float32_t t1, t2, r1, r2, s1, s2; in arm_radix4_butterfly_inverse_f32() local
[all …]
Darm_cfft_radix4_f16.c550 float16_t t1, t2, r1, r2, s1, s2; in arm_radix4_butterfly_f16() local
591 r1 = pSrc[(2U * i0)] + pSrc[(2U * i2)]; in arm_radix4_butterfly_f16()
606 pSrc[2U * i0] = r1 + t1; in arm_radix4_butterfly_f16()
609 r1 = r1 - t1; in arm_radix4_butterfly_f16()
627 pSrc[2U * i1] = (r1 * co2) + (s1 * si2); in arm_radix4_butterfly_f16()
630 pSrc[(2U * i1) + 1U] = (s1 * co2) - (r1 * si2); in arm_radix4_butterfly_f16()
633 r1 = r2 + t1; in arm_radix4_butterfly_f16()
645 pSrc[2U * i2] = (r1 * co1) + (s1 * si1); in arm_radix4_butterfly_f16()
648 pSrc[(2U * i2) + 1U] = (s1 * co1) - (r1 * si1); in arm_radix4_butterfly_f16()
1074 float16_t t1, t2, r1, r2, s1, s2; in arm_radix4_butterfly_inverse_f16() local
[all …]
Darm_cfft_f64.c73 float64_t t1, t2, r1, r2, s1, s2; in arm_radix4_butterfly_f64() local
113 r1 = pSrc[(2U * i0)] + pSrc[(2U * i2)]; in arm_radix4_butterfly_f64()
128 pSrc[2U * i0] = r1 + t1; in arm_radix4_butterfly_f64()
131 r1 = r1 - t1; in arm_radix4_butterfly_f64()
149 pSrc[2U * i1] = (r1 * co2) + (s1 * si2); in arm_radix4_butterfly_f64()
152 pSrc[(2U * i1) + 1U] = (s1 * co2) - (r1 * si2); in arm_radix4_butterfly_f64()
155 r1 = r2 + t1; in arm_radix4_butterfly_f64()
167 pSrc[2U * i2] = (r1 * co1) + (s1 * si1); in arm_radix4_butterfly_f64()
170 pSrc[(2U * i2) + 1U] = (s1 * co1) - (r1 * si1); in arm_radix4_butterfly_f64()
/hal_nxp-latest/mcux/mcux-sdk/middleware/mmcau/asm-cm4-cm7/src/
Dmmcau_aes_functions.s54 # r1 = scratch / input size (arg1)
93 cmp r1, #128 @ if key_size = 128
95 cmp r1, #192 @ else if size = 192
99 ldmia r0, {r1,r3,r8-r9} @ copy key[4-7]
100 rev r1, r1 @ byte reverse
104 stmia r2!, {r1,r3,r8-r9} @ to key_sch[4-7]
126 eor r1, lr @ XOR key_sch[4]
127 eor r3, r1 @ key_sch[5]^key_sch[12]
130 stmia r2!, {r1,r3,r8-r9} @ store key_sch[12-15]
151 eor r1, lr @ XOR key_sch[12]
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX9352/gcc/
Dstartup_MIMX9352_cm33.S329 ldr r1, =__isr_vector
330 str r1, [r0]
331 ldr r2, [r1]
344 ldr r1, =__etext
356 ldr r0, [r1, r3]
364 ldrlt r0, [r1], #4
378 ldr r1, =__bss_start__
383 cmp r1, r2
385 strlt r0, [r1], #4
391 ldr r1, =__HeapBase
[all …]
/hal_nxp-latest/mcux/mcux-sdk/utilities/misc_utilities/
Dfsl_memcpy.S203 ands r3, r1, #3 /* Make src 4-byte align. */
205 ldrb r4, [r1], #1
220 ldmia r1!, { r4, r5, r6, r7 }
227 ldmiami r1!, { r4, r5 }
232 ldrmi r4, [r1], #4
237 ldrhmi r4, [r1], #2
242 ldrbmi r4, [r1]
252 ldr r4, [r1], #4
261 ldr r4, [r1], #4
272 ldrbne r4, [r1], #1
/hal_nxp-latest/mcux/mcux-sdk/components/exception_handling/cm7/
Dfsl_component_exception_handling.c66 push {r0-r1} in COPY_TO_STACK()
68 mrs r1, msp in COPY_TO_STACK()
69 adds r1, r1, #32 in COPY_TO_STACK()
70 mov r5, r1 in COPY_TO_STACK()
76 adds r1, r1, #4 in COPY_TO_STACK()
77 ldr r3, [r1] in COPY_TO_STACK()
86 adds r1, r1, r4 in COPY_TO_STACK()
87 msr msp, r1 in COPY_TO_STACK()
/hal_nxp-latest/mcux/mcux-sdk/CMSIS/RTOS2/RTX/Source/
Drtx_core_ca.h434 strexb r3,r1,[r2] in atomic_wr8()
479 orr r0,r0,r1 in atomic_set32()
528 bic r4,r0,r1 in atomic_clr32()
577 and r4,r0,r1 in atomic_chk32_all()
578 cmp r4,r1 in atomic_chk32_all()
584 bic r4,r0,r1 in atomic_chk32_all()
641 tst r0,r1 in atomic_chk32_any()
647 bic r4,r0,r1 in atomic_chk32_any()
701 adds r1,r0,#1 in atomic_inc32()
702 strex r3,r1,[r2] in atomic_inc32()
[all …]
Drtx_core_cm.h469 strexb r3,r1,[r2] in atomic_wr8()
516 orr r0,r0,r1 in atomic_set32()
576 bic r4,r0,r1 in atomic_clr32()
636 and r4,r0,r1 in atomic_chk32_all()
637 cmp r4,r1 in atomic_chk32_all()
643 bic r4,r0,r1 in atomic_chk32_all()
711 tst r0,r1 in atomic_chk32_any()
717 bic r4,r0,r1 in atomic_chk32_any()
777 adds r1,r0,#1 in atomic_inc32()
778 strex r3,r1,[r2] in atomic_inc32()
[all …]
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE04Z4/gcc/
Dstartup_MKE04Z4.S99 ldr r1, =__isr_vector
100 str r1, [r0]
101 ldr r2, [r1]
114 ldr r1, =__etext
123 ldr r0, [r1,r3]
137 ldr r1, =__bss_start__
140 subs r2, r1
146 str r0, [r1, r2]
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/gcc/
Dstartup_MKE15Z4.S102 ldr r1, =__isr_vector
103 str r1, [r0]
104 ldr r2, [r1]
117 ldr r1, =__etext
126 ldr r0, [r1,r3]
140 ldr r1, =__bss_start__
143 subs r2, r1
149 str r0, [r1, r2]
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE14Z4/gcc/
Dstartup_MKE14Z4.S102 ldr r1, =__isr_vector
103 str r1, [r0]
104 ldr r2, [r1]
117 ldr r1, =__etext
126 ldr r0, [r1,r3]
140 ldr r1, =__bss_start__
143 subs r2, r1
149 str r0, [r1, r2]

123456789