Home
last modified time | relevance | path

Searched refs:kXSPI_Command_CADDR_DDR (Results 1 – 3 of 3) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/boards/mimxrt700evk/project_template/
Dboard.c373 …[5 * HYPERRAM_CMD_LUT_SEQ_IDX_BURST_READ + 1] = XSPI_LUT_SEQ(kXSPI_Command_CADDR_DDR, kXSPI_8PAD, … in BOARD_Init16bitsPsRam()
381 …[5 * HYPERRAM_CMD_LUT_SEQ_IDX_BURST_WRITE + 1] = XSPI_LUT_SEQ(kXSPI_Command_CADDR_DDR, kXSPI_8PAD,… in BOARD_Init16bitsPsRam()
388 …[5 * HYPERRAM_CMD_LUT_SEQ_IDX_REG_READ + 1] = XSPI_LUT_SEQ(kXSPI_Command_CADDR_DDR, kXSPI_8PAD, 0x… in BOARD_Init16bitsPsRam()
396 …[5 * HYPERRAM_CMD_LUT_SEQ_IDX_REG_WRITE + 1] = XSPI_LUT_SEQ(kXSPI_Command_CADDR_DDR, kXSPI_8PAD, 0… in BOARD_Init16bitsPsRam()
404 …[5 * HYPERRAM_CMD_LUT_SEQ_IDX_BURST_READ + 1] = XSPI_LUT_SEQ(kXSPI_Command_CADDR_DDR, kXSPI_8PAD, … in BOARD_Init16bitsPsRam()
412 …[5 * HYPERRAM_CMD_LUT_SEQ_IDX_BURST_WRITE + 1] = XSPI_LUT_SEQ(kXSPI_Command_CADDR_DDR, kXSPI_8PAD,… in BOARD_Init16bitsPsRam()
420 …[5 * HYPERRAM_CMD_LUT_SEQ_IDX_REG_READ + 1] = XSPI_LUT_SEQ(kXSPI_Command_CADDR_DDR, kXSPI_8PAD, 0x… in BOARD_Init16bitsPsRam()
428 …[5 * HYPERRAM_CMD_LUT_SEQ_IDX_REG_WRITE + 1] = XSPI_LUT_SEQ(kXSPI_Command_CADDR_DDR, kXSPI_8PAD, 0… in BOARD_Init16bitsPsRam()
/hal_nxp-latest/mcux/mcux-sdk/drivers/xspi/
Dfsl_xspi.h83 kXSPI_Command_CADDR_DDR = 0x13U, /*!< Transmit Column Address to Flash, using DDR mode. */ enumerator
/hal_nxp-latest/mcux/mcux-sdk/components/flash/nor/xspi/
Dfsl_xspi_nor_flash.c27 {kXSPI_Command_DDR, kXSPI_Command_RADDR_DDR, kXSPI_Command_CADDR_DDR, kXSPI_Command_READ_DDR,