Home
last modified time | relevance | path

Searched refs:kAI_PLL1G_CTRL3 (Results 1 – 14 of 14) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/drivers/
Dfsl_anatop_ai.h92 kAI_PLL1G_CTRL3 = 0x30, /*!< 1G PLL CTRL3 Register. */ enumerator
Dfsl_clock.c66 #define PLL_AI_CTRL3_REG kAI_PLL1G_CTRL3
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/drivers/
Dfsl_anatop_ai.h92 kAI_PLL1G_CTRL3 = 0x30, /*!< 1G PLL CTRL3 Register. */ enumerator
Dfsl_clock.c66 #define PLL_AI_CTRL3_REG kAI_PLL1G_CTRL3
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/drivers/
Dfsl_anatop_ai.h92 kAI_PLL1G_CTRL3 = 0x30, /*!< 1G PLL CTRL3 Register. */ enumerator
Dfsl_clock.c66 #define PLL_AI_CTRL3_REG kAI_PLL1G_CTRL3
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/drivers/
Dfsl_anatop_ai.h92 kAI_PLL1G_CTRL3 = 0x30, /*!< 1G PLL CTRL3 Register. */ enumerator
Dfsl_clock.c66 #define PLL_AI_CTRL3_REG kAI_PLL1G_CTRL3
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/drivers/
Dfsl_anatop_ai.h92 kAI_PLL1G_CTRL3 = 0x30, /*!< 1G PLL CTRL3 Register. */ enumerator
Dfsl_clock.c66 #define PLL_AI_CTRL3_REG kAI_PLL1G_CTRL3
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/drivers/
Dfsl_anatop_ai.h92 kAI_PLL1G_CTRL3 = 0x30, /*!< 1G PLL CTRL3 Register. */ enumerator
Dfsl_clock.c66 #define PLL_AI_CTRL3_REG kAI_PLL1G_CTRL3
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/drivers/
Dfsl_anatop_ai.h92 kAI_PLL1G_CTRL3 = 0x30, /*!< 1G PLL CTRL3 Register. */ enumerator
Dfsl_clock.c66 #define PLL_AI_CTRL3_REG kAI_PLL1G_CTRL3