Home
last modified time | relevance | path

Searched refs:dataValidTime (Results 1 – 25 of 87) sorted by relevance

1234

/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt685/flash_config/
Dflash_config.h182 …flexspi_dll_time_t dataValidTime[2]; /* !< [0x078-0x07b] CLK edge to data valid time for PORT A an… member
/hal_nxp-latest/mcux/mcux-sdk/boards/mimxrt685audevk/flash_config/
Dflash_config.h182 …flexspi_dll_time_t dataValidTime[2]; /* !< [0x078-0x07b] CLK edge to data valid time for PORT A an… member
/hal_nxp-latest/mcux/mcux-sdk/boards/frdmrw612/flash_config/
Dflash_config.h182 …fc_flexspi_dll_time_t dataValidTime[2]; /* !< [0x078-0x07b] CLK edge to data valid time for PORT A… member
/hal_nxp-latest/mcux/mcux-sdk/boards/mimxrt700evk/flash_config/
Dflash_config.h166 …fc_xspi_dll_time_t dataValidTime[2]; /* !< [0x078-0x07b] CLK edge to data valid time for PORT A an… member
/hal_nxp-latest/mcux/mcux-sdk/boards/rdrw612bga/flash_config/
Dflash_config.h182 …fc_flexspi_dll_time_t dataValidTime[2]; /* !< [0x078-0x07b] CLK edge to data valid time for PORT A… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1170/xip/
Devkmimxrt1170_flexspi_nor_config.h203 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkbmimxrt1170/xip/
Devkbmimxrt1170_flexspi_nor_config.h203 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1060/xip/
Devkmimxrt1060_flexspi_nor_config.h203 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1064/xip/
Devkmimxrt1064_flexspi_nor_config.h203 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1010/xip/
Devkmimxrt1010_flexspi_nor_config.h202 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1160/xip/
Devkmimxrt1160_flexspi_nor_config.h203 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkbimxrt1050/xip/
Devkbimxrt1050_flexspi_nor_config.h202 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
Devkbimxrt1050_flexspi_nor_config.c45 .dataValidTime = {15u, 0u},
/hal_nxp-latest/mcux/mcux-sdk/boards/evkbmimxrt1060/xip/
Devkbmimxrt1060_flexspi_nor_config.h203 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkcmimxrt1060/xip/
Devkcmimxrt1060_flexspi_nor_config.h203 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1040/xip/
Devkmimxrt1040_flexspi_nor_config.h203 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1015/xip/
Devkmimxrt1015_flexspi_nor_config.h201 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1024/xip/
Devkmimxrt1024_flexspi_nor_config.h201 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1020/xip/
Devkmimxrt1020_flexspi_nor_config.h201 …uint16_t dataValidTime[2]; //!< [0x078-0x07b] CLK edge to data valid time for PORT A and PORT B, i… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/drivers/
Dfsl_romapi.h282 …flexspi_dll_time_t dataValidTime[2]; /*!< [0x078-0x07b] CLK edge to data valid time for PORT A and… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/drivers/
Dfsl_romapi.h282 …flexspi_dll_time_t dataValidTime[2]; /*!< [0x078-0x07b] CLK edge to data valid time for PORT A and… member
/hal_nxp-latest/mcux/mcux-sdk/boards/evkmimxrt1024/cmsis_pack_flash_algo/Sources/
Dfsl_romapi.h264 …flexspi_dll_time_t dataValidTime[2]; /*!< [0x078-0x07b] CLK edge to data valid time for PORT A and… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/drivers/
Dfsl_romapi.h264 …flexspi_dll_time_t dataValidTime[2]; /*!< [0x078-0x07b] CLK edge to data valid time for PORT A and… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/drivers/
Dfsl_romapi.h264 …flexspi_dll_time_t dataValidTime[2]; /*!< [0x078-0x07b] CLK edge to data valid time for PORT A and… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1015/drivers/
Dfsl_romapi.h264 …flexspi_dll_time_t dataValidTime[2]; /*!< [0x078-0x07b] CLK edge to data valid time for PORT A and… member

1234