Home
last modified time | relevance | path

Searched refs:XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h35107 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) macro
35113 …(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h38197 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) macro
38203 …(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h45271 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) macro
45277 …(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h45292 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) macro
45298 …(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h47390 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) macro
47396 …(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h48359 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) macro
48365 …(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h51656 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) macro
51662 …(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h51769 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) macro
51775 …(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h49750 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) macro
49756 …(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h53880 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) macro
53886 …(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h53944 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK (0x80000000U) macro
53950 …(((uint32_t)(x)) << XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT)) & XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK)
/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h39928 #define XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK 0x80000000u macro