Home
last modified time | relevance | path

Searched refs:XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (Results 1 – 12 of 12) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1011/
DMIMXRT1011.h35525 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) macro
35527 …t32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1015/
DMIMXRT1015.h38615 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) macro
38617 …t32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1024/
DMIMXRT1024.h45689 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) macro
45691 …t32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1021/
DMIMXRT1021.h45710 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) macro
45712 …t32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1051/
DMIMXRT1051.h47808 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) macro
47810 …t32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1041/
DMIMXRT1041.h48777 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) macro
48779 …t32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1052/
DMIMXRT1052.h52074 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) macro
52076 …t32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1042/
DMIMXRT1042.h52187 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) macro
52189 …t32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1061/
DMIMXRT1061.h50168 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) macro
50170 …t32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1064/
DMIMXRT1064.h54298 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) macro
54300 …t32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1062/
DMIMXRT1062.h54362 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK (0x20000U) macro
54364 …t32_t)(x)) << XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT)) & XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK)
/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h39959 #define XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK 0x20000u macro