Home
last modified time | relevance | path

Searched refs:XSPI1FCLKDIV (Results 1 – 11 of 11) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/boards/mimxrt700evk/project_template/
Dboard.c280 ((CLKCTL0->XSPI1FCLKDIV & CLKCTL0_XSPI1FCLKDIV_DIV_MASK) != (divider - 1))) in BOARD_SetXspiClock()
291 CLKCTL0->XSPI1FCLKDIV = CLKCTL0_XSPI1FCLKDIV_DIV(divider - 1); in BOARD_SetXspiClock()
292 while ((CLKCTL0->XSPI1FCLKDIV) & CLKCTL0_XSPI1FCLKDIV_REQFLAG_MASK) in BOARD_SetXspiClock()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/drivers/
Dfsl_clock.c1949 freq = freq / ((CLKCTL0->XSPI1FCLKDIV & CLKCTL0_XSPI1FCLKDIV_DIV_MASK) + 1U); in CLOCK_GetXspiClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/drivers/
Dfsl_clock.c1949 freq = freq / ((CLKCTL0->XSPI1FCLKDIV & CLKCTL0_XSPI1FCLKDIV_DIV_MASK) + 1U); in CLOCK_GetXspiClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/drivers/
Dfsl_clock.c1949 freq = freq / ((CLKCTL0->XSPI1FCLKDIV & CLKCTL0_XSPI1FCLKDIV_DIV_MASK) + 1U); in CLOCK_GetXspiClkFreq()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h17467 …__IO uint32_t XSPI1FCLKDIV; /**< XSPI1 Functional Clock Divider, offset: 0x62… member
DMIMXRT798S_cm33_core0.h17528 …__IO uint32_t XSPI1FCLKDIV; /**< XSPI1 Functional Clock Divider, offset: 0x62… member
DMIMXRT798S_ezhv.h16973 …__IO uint32_t XSPI1FCLKDIV; /**< XSPI1 Functional Clock Divider, offset: 0x62… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h16973 …__IO uint32_t XSPI1FCLKDIV; /**< XSPI1 Functional Clock Divider, offset: 0x62… member
DMIMXRT735S_cm33_core0.h17528 …__IO uint32_t XSPI1FCLKDIV; /**< XSPI1 Functional Clock Divider, offset: 0x62… member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h17528 …__IO uint32_t XSPI1FCLKDIV; /**< XSPI1 Functional Clock Divider, offset: 0x62… member
DMIMXRT758S_ezhv.h16973 …__IO uint32_t XSPI1FCLKDIV; /**< XSPI1 Functional Clock Divider, offset: 0x62… member