Home
last modified time | relevance | path

Searched refs:VPU_HEVC_SWREG4_SW_ENC_MODE_MASK (Results 1 – 6 of 6) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML6/
DMIMX8ML6_cm7.h115449 #define VPU_HEVC_SWREG4_SW_ENC_MODE_MASK (0xE0000000U) macro
115456 …int32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG4_SW_ENC_MODE_SHIFT)) & VPU_HEVC_SWREG4_SW_ENC_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML4/
DMIMX8ML4_cm7.h115449 #define VPU_HEVC_SWREG4_SW_ENC_MODE_MASK (0xE0000000U) macro
115456 …int32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG4_SW_ENC_MODE_SHIFT)) & VPU_HEVC_SWREG4_SW_ENC_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML3/
DMIMX8ML3_cm7.h115449 #define VPU_HEVC_SWREG4_SW_ENC_MODE_MASK (0xE0000000U) macro
115456 …int32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG4_SW_ENC_MODE_SHIFT)) & VPU_HEVC_SWREG4_SW_ENC_MODE_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML8/
DMIMX8ML8_dsp.h110617 #define VPU_HEVC_SWREG4_SW_ENC_MODE_MASK (0xE0000000U) macro
110624 …int32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG4_SW_ENC_MODE_SHIFT)) & VPU_HEVC_SWREG4_SW_ENC_MODE_MASK)
DMIMX8ML8_cm7.h115449 #define VPU_HEVC_SWREG4_SW_ENC_MODE_MASK (0xE0000000U) macro
115456 …int32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG4_SW_ENC_MODE_SHIFT)) & VPU_HEVC_SWREG4_SW_ENC_MODE_MASK)
DMIMX8ML8_ca53.h115482 #define VPU_HEVC_SWREG4_SW_ENC_MODE_MASK (0xE0000000U) macro
115489 …int32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG4_SW_ENC_MODE_SHIFT)) & VPU_HEVC_SWREG4_SW_ENC_MODE_MASK)