Home
last modified time | relevance | path

Searched refs:VPU_HEVC_SWREG209_SW_ENC_IPCM1_BOTTOM (Results 1 – 6 of 6) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML6/
DMIMX8ML6_cm7.h117351 #define VPU_HEVC_SWREG209_SW_ENC_IPCM1_BOTTOM(x) (((uint32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG209_… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML4/
DMIMX8ML4_cm7.h117351 #define VPU_HEVC_SWREG209_SW_ENC_IPCM1_BOTTOM(x) (((uint32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG209_… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML3/
DMIMX8ML3_cm7.h117351 #define VPU_HEVC_SWREG209_SW_ENC_IPCM1_BOTTOM(x) (((uint32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG209_… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML8/
DMIMX8ML8_dsp.h112519 #define VPU_HEVC_SWREG209_SW_ENC_IPCM1_BOTTOM(x) (((uint32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG209_… macro
DMIMX8ML8_cm7.h117351 #define VPU_HEVC_SWREG209_SW_ENC_IPCM1_BOTTOM(x) (((uint32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG209_… macro
DMIMX8ML8_ca53.h117384 #define VPU_HEVC_SWREG209_SW_ENC_IPCM1_BOTTOM(x) (((uint32_t)(((uint32_t)(x)) << VPU_HEVC_SWREG209_… macro