Home
last modified time | relevance | path

Searched refs:VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (Results 1 – 13 of 13) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM3/
DMIMX8MM3_cm4.h75914 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
75918 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM5/
DMIMX8MM5_cm4.h75914 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
75918 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM6/
DMIMX8MM6_cm4.h75914 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
75918 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
DMIMX8MM6_ca53.h75378 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
75382 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM1/
DMIMX8MM1_cm4.h75914 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
75918 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM2/
DMIMX8MM2_cm4.h75914 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
75918 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8MM4/
DMIMX8MM4_cm4.h75914 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
75918 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML6/
DMIMX8ML6_cm7.h105195 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
105199 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML4/
DMIMX8ML4_cm7.h105195 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
105199 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML3/
DMIMX8ML3_cm7.h105195 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
105199 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMX8ML8/
DMIMX8ML8_dsp.h100870 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
100873 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
DMIMX8ML8_cm7.h105195 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
105199 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)
DMIMX8ML8_ca53.h105228 #define VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK (0x3FFE000U) macro
105232 …(((uint32_t)(x)) << VPU_G1_SWREG95_SW_ABLEND2_SCANL_SHIFT)) & VPU_G1_SWREG95_SW_ABLEND2_SCANL_MASK)