Home
last modified time | relevance | path

Searched refs:TSI_GENCS_TSIIEN_MASK (Results 1 – 25 of 26) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/drivers/tsi/tsi_v4/
Dfsl_tsi_v4.c40 if ((bool)(base->GENCS & TSI_GENCS_TSIIEN_MASK)) in TSI_Init()
186 if ((bool)(base->GENCS & TSI_GENCS_TSIIEN_MASK)) in TSI_Calibrate()
222 regValue |= TSI_GENCS_TSIIEN_MASK; in TSI_EnableInterrupts()
251 regValue &= (~TSI_GENCS_TSIIEN_MASK); in TSI_DisableInterrupts()
/hal_nxp-latest/mcux/mcux-sdk/drivers/tsi/
Dfsl_tsi_v4.c40 if ((bool)(base->GENCS & TSI_GENCS_TSIIEN_MASK)) in TSI_Init()
186 if ((bool)(base->GENCS & TSI_GENCS_TSIIEN_MASK)) in TSI_Calibrate()
222 regValue |= TSI_GENCS_TSIIEN_MASK; in TSI_EnableInterrupts()
251 regValue &= (~TSI_GENCS_TSIIEN_MASK); in TSI_DisableInterrupts()
Dfsl_tsi_v5.c83 if ((bool)(base->GENCS & TSI_GENCS_TSIIEN_MASK)) in TSI_InitSelfCapMode()
152 if ((bool)(base->GENCS & (uint32_t)TSI_GENCS_TSIIEN_MASK)) in TSI_InitMutualCapMode()
352 if ((bool)(base->GENCS & TSI_GENCS_TSIIEN_MASK)) in TSI_SelfCapCalibrate()
388 regValue |= TSI_GENCS_TSIIEN_MASK; in TSI_EnableInterrupts()
417 regValue &= (~TSI_GENCS_TSIIEN_MASK); in TSI_DisableInterrupts()
/hal_nxp-latest/mcux/mcux-sdk/drivers/tsi/tsi_v5/
Dfsl_tsi_v5.c83 if ((bool)(base->GENCS & TSI_GENCS_TSIIEN_MASK)) in TSI_InitSelfCapMode()
159 if ((bool)(base->GENCS & (uint32_t)TSI_GENCS_TSIIEN_MASK)) in TSI_InitMutualCapMode()
359 if ((bool)(base->GENCS & TSI_GENCS_TSIIEN_MASK)) in TSI_SelfCapCalibrate()
395 regValue |= TSI_GENCS_TSIIEN_MASK; in TSI_EnableInterrupts()
424 regValue &= (~TSI_GENCS_TSIIEN_MASK); in TSI_DisableInterrupts()
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL25Z4/
DMKL25Z4.h4375 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
4377 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z4/
DMKE15Z4.h11030 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
11036 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE16Z4/
DMKE16Z4.h11867 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
11873 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z7/
DMKE17Z7.h13737 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
13743 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z7/
DMKE13Z7.h13733 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
13739 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE17Z9/
DMKE17Z9.h13709 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
13715 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE15Z7/
DMKE15Z7.h13942 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
13948 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKE13Z9/
DMKE13Z9.h13706 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
13712 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/
DK32L2A41A.h17769 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
17775 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/
DK32L2A31A.h17769 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
17775 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW31Z4/
DMKW31Z4.h7789 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
7791 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW30Z4/
DMKW30Z4.h8926 #define TSI_GENCS_TSIIEN_MASK 0x40u macro
8929 … (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_TSIIEN_SHIFT))&TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW21Z4/
DMKW21Z4.h7718 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
7720 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW20Z4/
DMKW20Z4.h8926 #define TSI_GENCS_TSIIEN_MASK 0x40u macro
8929 … (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_TSIIEN_SHIFT))&TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW41Z4/
DMKW41Z4.h7789 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
7791 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW40Z4/
DMKW40Z4.h8926 #define TSI_GENCS_TSIIEN_MASK 0x40u macro
8929 … (((uint32_t)(((uint32_t)(x))<<TSI_GENCS_TSIIEN_SHIFT))&TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK80F25615/
DMK80F25615.h24850 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
24856 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK82F25615/
DMK82F25615.h25830 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
25836 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK26F18/
DMK26F18.h26836 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
26842 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK65F18/
DMK65F18.h28679 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
28685 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MK66F18/
DMK66F18.h28679 #define TSI_GENCS_TSIIEN_MASK (0x40U) macro
28685 … (((uint32_t)(((uint32_t)(x)) << TSI_GENCS_TSIIEN_SHIFT)) & TSI_GENCS_TSIIEN_MASK)

12