Home
last modified time | relevance | path

Searched refs:TPM2_BASE (Results 1 – 25 of 60) sorted by relevance

123

/hal_nxp-latest/mcux/mcux-sdk/devices/MKL17Z644/
DMKL17Z644.h8332 #define TPM2_BASE (0x4003A000u) macro
8334 #define TPM2 ((TPM_Type *)TPM2_BASE)
8336 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC141/
DMCXC141.h9378 #define TPM2_BASE (0x4003A000u) macro
9380 #define TPM2 ((TPM_Type *)TPM2_BASE)
9382 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC142/
DMCXC142.h9376 #define TPM2_BASE (0x4003A000u) macro
9378 #define TPM2 ((TPM_Type *)TPM2_BASE)
9380 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL25Z4/
DMKL25Z4.h4319 #define TPM2_BASE (0x4003A000u) macro
4321 #define TPM2 ((TPM_Type *)TPM2_BASE)
4323 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC242/
DMCXC242.h9386 #define TPM2_BASE (0x4003A000u) macro
9388 #define TPM2 ((TPM_Type *)TPM2_BASE)
9390 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKL27Z644/
DMKL27Z644.h8348 #define TPM2_BASE (0x4003A000u) macro
8350 #define TPM2 ((TPM_Type *)TPM2_BASE)
8352 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC144/
DMCXC144.h10028 #define TPM2_BASE (0x4003A000u) macro
10030 #define TPM2 ((TPM_Type *)TPM2_BASE)
10032 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC143/
DMCXC143.h10028 #define TPM2_BASE (0x4003A000u) macro
10030 #define TPM2 ((TPM_Type *)TPM2_BASE)
10032 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC243/
DMCXC243.h10086 #define TPM2_BASE (0x4003A000u) macro
10088 #define TPM2 ((TPM_Type *)TPM2_BASE)
10090 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC244/
DMCXC244.h10088 #define TPM2_BASE (0x4003A000u) macro
10090 #define TPM2 ((TPM_Type *)TPM2_BASE)
10092 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2B21A/
DK32L2B21A.h13082 #define TPM2_BASE (0x4003A000u) macro
13084 #define TPM2 ((TPM_Type *)TPM2_BASE)
13088 TPM0_BASE, TPM1_BASE, TPM2_BASE \
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2B31A/
DK32L2B31A.h13082 #define TPM2_BASE (0x4003A000u) macro
13084 #define TPM2 ((TPM_Type *)TPM2_BASE)
13088 TPM0_BASE, TPM1_BASE, TPM2_BASE \
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2B11A/
DK32L2B11A.h13082 #define TPM2_BASE (0x4003A000u) macro
13084 #define TPM2 ((TPM_Type *)TPM2_BASE)
13088 TPM0_BASE, TPM1_BASE, TPM2_BASE \
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC444/
DMCXC444.h14804 #define TPM2_BASE (0x4003A000u) macro
14806 #define TPM2 ((TPM_Type *)TPM2_BASE)
14808 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXC443/
DMCXC443.h14804 #define TPM2_BASE (0x4003A000u) macro
14806 #define TPM2 ((TPM_Type *)TPM2_BASE)
14808 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A41A/
DK32L2A41A.h16516 #define TPM2_BASE (0x4002E000u) macro
16518 #define TPM2 ((TPM_Type *)TPM2_BASE)
16520 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L2A31A/
DK32L2A31A.h16516 #define TPM2_BASE (0x4002E000u) macro
16518 #define TPM2 ((TPM_Type *)TPM2_BASE)
16520 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW31Z4/
DMKW31Z4.h7222 #define TPM2_BASE (0x4003A000u) macro
7224 #define TPM2 ((TPM_Type *)TPM2_BASE)
7226 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW30Z4/
DMKW30Z4.h8066 #define TPM2_BASE (0x4003A000u) macro
8068 #define TPM2 ((TPM_Type *)TPM2_BASE)
8071 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/K32L3A60/
DK32L3A60_cm4.h21025 #define TPM2_BASE (0x40037000u) macro
21027 #define TPM2 ((TPM_Type *)TPM2_BASE)
21033 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE, TPM3_BASE }
DK32L3A60_cm0plus.h21135 #define TPM2_BASE (0x40037000u) macro
21137 #define TPM2 ((TPM_Type *)TPM2_BASE)
21143 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE, TPM3_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW21Z4/
DMKW21Z4.h7151 #define TPM2_BASE (0x4003A000u) macro
7153 #define TPM2 ((TPM_Type *)TPM2_BASE)
7155 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW20Z4/
DMKW20Z4.h8066 #define TPM2_BASE (0x4003A000u) macro
8068 #define TPM2 ((TPM_Type *)TPM2_BASE)
8071 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW41Z4/
DMKW41Z4.h7222 #define TPM2_BASE (0x4003A000u) macro
7224 #define TPM2 ((TPM_Type *)TPM2_BASE)
7226 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }
/hal_nxp-latest/mcux/mcux-sdk/devices/MKW40Z4/
DMKW40Z4.h8066 #define TPM2_BASE (0x4003A000u) macro
8068 #define TPM2 ((TPM_Type *)TPM2_BASE)
8071 #define TPM_BASE_ADDRS { TPM0_BASE, TPM1_BASE, TPM2_BASE }

123