Home
last modified time | relevance | path

Searched refs:SYS_PLL2_UPDATE (Results 1 – 25 of 34) sorted by relevance

12

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1181/drivers/
Dfsl_clock.c368 pfdUpdate = &ANADIG_PLL->SYS_PLL2_UPDATE; in CLOCK_InitPfd()
1580 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1581 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD0_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1585 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1586 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD1_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1590 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1591 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD2_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1595 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1596 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD3_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1189/drivers/
Dfsl_clock.c368 pfdUpdate = &ANADIG_PLL->SYS_PLL2_UPDATE; in CLOCK_InitPfd()
1580 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1581 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD0_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1585 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1586 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD1_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1590 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1591 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD2_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1595 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1596 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD3_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1182/drivers/
Dfsl_clock.c368 pfdUpdate = &ANADIG_PLL->SYS_PLL2_UPDATE; in CLOCK_InitPfd()
1580 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1581 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD0_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1585 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1586 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD1_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1590 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1591 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD2_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1595 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1596 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD3_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1187/drivers/
Dfsl_clock.c368 pfdUpdate = &ANADIG_PLL->SYS_PLL2_UPDATE; in CLOCK_InitPfd()
1580 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1581 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD0_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1585 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1586 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD1_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1590 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1591 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD2_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
1595 ANADIG_PLL->SYS_PLL2_UPDATE = in CLOCK_SetClockSourceControlMode()
1596 … (ANADIG_PLL->SYS_PLL2_UPDATE & ~(ANADIG_PLL_SYS_PLL2_UPDATE_PFD3_CONTROL_MODE_MASK)) | in CLOCK_SetClockSourceControlMode()
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1175/
Dfsl_pm_device.c892 ANADIG_PLL->SYS_PLL2_UPDATE &= in PM_DEV_SetClockSourcesControlBySetpoint()
940 ANADIG_PLL->SYS_PLL2_UPDATE |= in PM_DEV_SetClockSourcesControlBySetpoint()
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1171/
Dfsl_pm_device.c892 ANADIG_PLL->SYS_PLL2_UPDATE &= in PM_DEV_SetClockSourcesControlBySetpoint()
940 ANADIG_PLL->SYS_PLL2_UPDATE |= in PM_DEV_SetClockSourcesControlBySetpoint()
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1172/
Dfsl_pm_device.c892 ANADIG_PLL->SYS_PLL2_UPDATE &= in PM_DEV_SetClockSourcesControlBySetpoint()
940 ANADIG_PLL->SYS_PLL2_UPDATE |= in PM_DEV_SetClockSourcesControlBySetpoint()
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1176/
Dfsl_pm_device.c892 ANADIG_PLL->SYS_PLL2_UPDATE &= in PM_DEV_SetClockSourcesControlBySetpoint()
940 ANADIG_PLL->SYS_PLL2_UPDATE |= in PM_DEV_SetClockSourcesControlBySetpoint()
/hal_nxp-latest/mcux/mcux-sdk/components/power_manager/devices/MIMXRT1173/
Dfsl_pm_device.c892 ANADIG_PLL->SYS_PLL2_UPDATE &= in PM_DEV_SetClockSourcesControlBySetpoint()
940 ANADIG_PLL->SYS_PLL2_UPDATE |= in PM_DEV_SetClockSourcesControlBySetpoint()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/drivers/
Dfsl_clock.c406 pfdUpdate = &ANADIG_PLL->SYS_PLL2_UPDATE; in CLOCK_InitPfd()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/drivers/
Dfsl_clock.c406 pfdUpdate = &ANADIG_PLL->SYS_PLL2_UPDATE; in CLOCK_InitPfd()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/drivers/
Dfsl_clock.c404 pfdUpdate = &ANADIG_PLL->SYS_PLL2_UPDATE; in CLOCK_InitPfd()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1176/drivers/
Dfsl_clock.c406 pfdUpdate = &ANADIG_PLL->SYS_PLL2_UPDATE; in CLOCK_InitPfd()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/drivers/
Dfsl_clock.c406 pfdUpdate = &ANADIG_PLL->SYS_PLL2_UPDATE; in CLOCK_InitPfd()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/drivers/
Dfsl_clock.c406 pfdUpdate = &ANADIG_PLL->SYS_PLL2_UPDATE; in CLOCK_InitPfd()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/drivers/
Dfsl_clock.c404 pfdUpdate = &ANADIG_PLL->SYS_PLL2_UPDATE; in CLOCK_InitPfd()
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1175/
DMIMXRT1175_cm4.h5176 __IO uint32_t SYS_PLL2_UPDATE; /**< SYS_PLL2_UPDATE_REGISTER, offset: 0x250 */ member
DMIMXRT1175_cm7.h5179 __IO uint32_t SYS_PLL2_UPDATE; /**< SYS_PLL2_UPDATE_REGISTER, offset: 0x250 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1165/
DMIMXRT1165_cm7.h5170 __IO uint32_t SYS_PLL2_UPDATE; /**< SYS_PLL2_UPDATE_REGISTER, offset: 0x250 */ member
DMIMXRT1165_cm4.h5167 __IO uint32_t SYS_PLL2_UPDATE; /**< SYS_PLL2_UPDATE_REGISTER, offset: 0x250 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1171/
DMIMXRT1171.h5179 __IO uint32_t SYS_PLL2_UPDATE; /**< SYS_PLL2_UPDATE_REGISTER, offset: 0x250 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1166/
DMIMXRT1166_cm4.h5182 __IO uint32_t SYS_PLL2_UPDATE; /**< SYS_PLL2_UPDATE_REGISTER, offset: 0x250 */ member
DMIMXRT1166_cm7.h5185 __IO uint32_t SYS_PLL2_UPDATE; /**< SYS_PLL2_UPDATE_REGISTER, offset: 0x250 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1173/
DMIMXRT1173_cm4.h5188 __IO uint32_t SYS_PLL2_UPDATE; /**< SYS_PLL2_UPDATE_REGISTER, offset: 0x250 */ member
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT1172/
DMIMXRT1172.h5194 __IO uint32_t SYS_PLL2_UPDATE; /**< SYS_PLL2_UPDATE_REGISTER, offset: 0x250 */ member

12