Home
last modified time | relevance | path

Searched refs:SYSCTL0_STARTEN1_CLR_DMAC1_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h26941 #define SYSCTL0_STARTEN1_CLR_DMAC1_MASK (0x400000U) macro
26947 …(uint32_t)(((uint32_t)(x)) << SYSCTL0_STARTEN1_CLR_DMAC1_SHIFT)) & SYSCTL0_STARTEN1_CLR_DMAC1_MASK)
DMIMXRT685S_cm33.h36554 #define SYSCTL0_STARTEN1_CLR_DMAC1_MASK (0x400000U) macro
36560 …(uint32_t)(((uint32_t)(x)) << SYSCTL0_STARTEN1_CLR_DMAC1_SHIFT)) & SYSCTL0_STARTEN1_CLR_DMAC1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h36554 #define SYSCTL0_STARTEN1_CLR_DMAC1_MASK (0x400000U) macro
36560 …(uint32_t)(((uint32_t)(x)) << SYSCTL0_STARTEN1_CLR_DMAC1_SHIFT)) & SYSCTL0_STARTEN1_CLR_DMAC1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h41382 #define SYSCTL0_STARTEN1_CLR_DMAC1_MASK (0x400000U) macro
41388 …(uint32_t)(((uint32_t)(x)) << SYSCTL0_STARTEN1_CLR_DMAC1_SHIFT)) & SYSCTL0_STARTEN1_CLR_DMAC1_MASK)
DMIMXRT595S_cm33.h51181 #define SYSCTL0_STARTEN1_CLR_DMAC1_MASK (0x400000U) macro
51187 …(uint32_t)(((uint32_t)(x)) << SYSCTL0_STARTEN1_CLR_DMAC1_SHIFT)) & SYSCTL0_STARTEN1_CLR_DMAC1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h49554 #define SYSCTL0_STARTEN1_CLR_DMAC1_MASK (0x400000U) macro
49560 …(uint32_t)(((uint32_t)(x)) << SYSCTL0_STARTEN1_CLR_DMAC1_SHIFT)) & SYSCTL0_STARTEN1_CLR_DMAC1_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h51180 #define SYSCTL0_STARTEN1_CLR_DMAC1_MASK (0x400000U) macro
51186 …(uint32_t)(((uint32_t)(x)) << SYSCTL0_STARTEN1_CLR_DMAC1_SHIFT)) & SYSCTL0_STARTEN1_CLR_DMAC1_MASK)