Home
last modified time | relevance | path

Searched refs:SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT685S/
DMIMXRT685S_dsp.h24209 #define SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK (0x20U) macro
24215 …t)(x)) << SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_SHIFT)) & SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK)
DMIMXRT685S_cm33.h33822 #define SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK (0x20U) macro
33828 …t)(x)) << SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_SHIFT)) & SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT633S/
DMIMXRT633S.h33822 #define SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK (0x20U) macro
33828 …t)(x)) << SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_SHIFT)) & SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT595S/
DMIMXRT595S_dsp.h38362 #define SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK (0x80U) macro
38368 …t)(x)) << SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_SHIFT)) & SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK)
DMIMXRT595S_cm33.h48161 #define SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK (0x80U) macro
48167 …t)(x)) << SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_SHIFT)) & SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT533S/
DMIMXRT533S.h46534 #define SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK (0x80U) macro
46540 …t)(x)) << SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_SHIFT)) & SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT555S/
DMIMXRT555S.h48160 #define SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK (0x80U) macro
48166 …t)(x)) << SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_SHIFT)) & SYSCTL0_PDRUNCFG1_SET_USBHS_SRAM_PPD_MASK)