Home
last modified time | relevance | path

Searched refs:SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE (Results 1 – 23 of 23) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54607/
DLPC54607.h14727 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54S005/
DLPC54S005.h14669 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54005/
DLPC54005.h13877 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54605/
DLPC54605.h14083 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54606/
DLPC54606.h18231 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54016/
DLPC54016.h16999 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54616/
DLPC54616.h18306 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54018M/
DLPC54018M.h18770 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54628/
DLPC54628.h19152 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54618/
DLPC54618.h18951 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54S018/
DLPC54S018.h19562 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54018/
DLPC54018.h18770 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54S016/
DLPC54S016.h17705 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54608/
DLPC54608.h18874 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC54S018M/
DLPC54S018M.h19562 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5526/
DLPC5526.h22045 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC5528/
DLPC5528.h22044 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S26/
DLPC55S26.h23701 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S28/
DLPC55S28.h23700 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S66/
DLPC55S66_cm33_core1.h24321 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
DLPC55S66_cm33_core0.h24321 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
/hal_nxp-latest/mcux/mcux-sdk/devices/LPC55S69/
DLPC55S69_cm33_core1.h24320 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro
DLPC55S69_cm33_core0.h24320 #define SYSCON_SDIOCLKCTRL_CCLK_DRV_PHASE(x) (((uint32_t)(((uint32_t)(x)) << SYSCON_SDIOCLKCTRL… macro