Home
last modified time | relevance | path

Searched refs:SYSCON_I3C0FCLKSDIV_RESET_MASK (Results 1 – 8 of 8) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN546/
DMCXN546_cm33_core0.h72942 #define SYSCON_I3C0FCLKSDIV_RESET_MASK (0x20000000U) macro
72948 …(((uint32_t)(((uint32_t)(x)) << SYSCON_I3C0FCLKSDIV_RESET_SHIFT)) & SYSCON_I3C0FCLKSDIV_RESET_MASK)
DMCXN546_cm33_core1.h72942 #define SYSCON_I3C0FCLKSDIV_RESET_MASK (0x20000000U) macro
72948 …(((uint32_t)(((uint32_t)(x)) << SYSCON_I3C0FCLKSDIV_RESET_SHIFT)) & SYSCON_I3C0FCLKSDIV_RESET_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN547/
DMCXN547_cm33_core0.h72942 #define SYSCON_I3C0FCLKSDIV_RESET_MASK (0x20000000U) macro
72948 …(((uint32_t)(((uint32_t)(x)) << SYSCON_I3C0FCLKSDIV_RESET_SHIFT)) & SYSCON_I3C0FCLKSDIV_RESET_MASK)
DMCXN547_cm33_core1.h72942 #define SYSCON_I3C0FCLKSDIV_RESET_MASK (0x20000000U) macro
72948 …(((uint32_t)(((uint32_t)(x)) << SYSCON_I3C0FCLKSDIV_RESET_SHIFT)) & SYSCON_I3C0FCLKSDIV_RESET_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN947/
DMCXN947_cm33_core1.h75608 #define SYSCON_I3C0FCLKSDIV_RESET_MASK (0x20000000U) macro
75614 …(((uint32_t)(((uint32_t)(x)) << SYSCON_I3C0FCLKSDIV_RESET_SHIFT)) & SYSCON_I3C0FCLKSDIV_RESET_MASK)
DMCXN947_cm33_core0.h75608 #define SYSCON_I3C0FCLKSDIV_RESET_MASK (0x20000000U) macro
75614 …(((uint32_t)(((uint32_t)(x)) << SYSCON_I3C0FCLKSDIV_RESET_SHIFT)) & SYSCON_I3C0FCLKSDIV_RESET_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MCXN946/
DMCXN946_cm33_core0.h75608 #define SYSCON_I3C0FCLKSDIV_RESET_MASK (0x20000000U) macro
75614 …(((uint32_t)(((uint32_t)(x)) << SYSCON_I3C0FCLKSDIV_RESET_SHIFT)) & SYSCON_I3C0FCLKSDIV_RESET_MASK)
DMCXN946_cm33_core1.h75608 #define SYSCON_I3C0FCLKSDIV_RESET_MASK (0x20000000U) macro
75614 …(((uint32_t)(((uint32_t)(x)) << SYSCON_I3C0FCLKSDIV_RESET_SHIFT)) & SYSCON_I3C0FCLKSDIV_RESET_MASK)