Home
last modified time | relevance | path

Searched refs:SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h52734 #define SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK (0x80000U) macro
52740 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK)
DMIMXRT735S_cm33_core1.h52794 #define SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK (0x80000U) macro
52800 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK)
DMIMXRT735S_ezhv.h80775 #define SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK (0x80000U) macro
80781 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h56017 #define SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK (0x80000U) macro
56023 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK)
DMIMXRT758S_hifi1.h55955 #define SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK (0x80000U) macro
55961 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK)
DMIMXRT758S_ezhv.h83920 #define SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK (0x80000U) macro
83926 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h55955 #define SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK (0x80000U) macro
55961 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK)
DMIMXRT798S_cm33_core1.h56017 #define SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK (0x80000U) macro
56023 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK)
DMIMXRT798S_ezhv.h83944 #define SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK (0x80000U) macro
83950 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO3_EN_MASK)