Home
last modified time | relevance | path

Searched refs:SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h52718 #define SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK (0x20000U) macro
52724 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK)
DMIMXRT735S_cm33_core1.h52778 #define SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK (0x20000U) macro
52784 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK)
DMIMXRT735S_ezhv.h80759 #define SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK (0x20000U) macro
80765 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h56001 #define SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK (0x20000U) macro
56007 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK)
DMIMXRT758S_hifi1.h55939 #define SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK (0x20000U) macro
55945 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK)
DMIMXRT758S_ezhv.h83904 #define SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK (0x20000U) macro
83910 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h55939 #define SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK (0x20000U) macro
55945 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK)
DMIMXRT798S_cm33_core1.h56001 #define SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK (0x20000U) macro
56007 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK)
DMIMXRT798S_ezhv.h83928 #define SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK (0x20000U) macro
83934 …(uint32_t)(x)) << SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_SHIFT)) & SYSCON1_EDMA3_EN0_SDADC_FIFO1_EN_MASK)