Home
last modified time | relevance | path

Searched refs:SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h52578 #define SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK (0x100000U) macro
52584 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_SHIFT)) & SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK)
DMIMXRT735S_cm33_core1.h52638 #define SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK (0x100000U) macro
52644 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_SHIFT)) & SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK)
DMIMXRT735S_ezhv.h80619 #define SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK (0x100000U) macro
80625 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_SHIFT)) & SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h55861 #define SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK (0x100000U) macro
55867 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_SHIFT)) & SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK)
DMIMXRT758S_hifi1.h55799 #define SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK (0x100000U) macro
55805 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_SHIFT)) & SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK)
DMIMXRT758S_ezhv.h83764 #define SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK (0x100000U) macro
83770 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_SHIFT)) & SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h55799 #define SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK (0x100000U) macro
55805 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_SHIFT)) & SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK)
DMIMXRT798S_cm33_core1.h55861 #define SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK (0x100000U) macro
55867 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_SHIFT)) & SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK)
DMIMXRT798S_ezhv.h83788 #define SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK (0x100000U) macro
83794 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_SHIFT)) & SYSCON1_EDMA2_EN1_LPI2C15_TX_EN_MASK)