Home
last modified time | relevance | path

Searched refs:SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h52546 #define SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK (0x10000U) macro
52552 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_SHIFT)) & SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK)
DMIMXRT735S_cm33_core1.h52606 #define SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK (0x10000U) macro
52612 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_SHIFT)) & SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK)
DMIMXRT735S_ezhv.h80587 #define SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK (0x10000U) macro
80593 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_SHIFT)) & SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h55829 #define SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK (0x10000U) macro
55835 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_SHIFT)) & SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK)
DMIMXRT758S_hifi1.h55767 #define SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK (0x10000U) macro
55773 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_SHIFT)) & SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK)
DMIMXRT758S_ezhv.h83732 #define SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK (0x10000U) macro
83738 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_SHIFT)) & SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h55767 #define SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK (0x10000U) macro
55773 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_SHIFT)) & SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK)
DMIMXRT798S_cm33_core1.h55829 #define SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK (0x10000U) macro
55835 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_SHIFT)) & SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK)
DMIMXRT798S_ezhv.h83756 #define SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK (0x10000U) macro
83762 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_SHIFT)) & SYSCON1_EDMA2_EN1_GPIO9_DMA1_EN_MASK)