Home
last modified time | relevance | path

Searched refs:SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK (Results 1 – 9 of 9) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_hifi1.h52206 #define SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK (0x10U) macro
52212 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_SHIFT)) & SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK)
DMIMXRT735S_cm33_core1.h52266 #define SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK (0x10U) macro
52272 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_SHIFT)) & SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK)
DMIMXRT735S_ezhv.h80247 #define SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK (0x10U) macro
80253 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_SHIFT)) & SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core1.h55489 #define SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK (0x10U) macro
55495 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_SHIFT)) & SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK)
DMIMXRT758S_hifi1.h55427 #define SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK (0x10U) macro
55433 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_SHIFT)) & SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK)
DMIMXRT758S_ezhv.h83392 #define SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK (0x10U) macro
83398 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_SHIFT)) & SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi1.h55427 #define SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK (0x10U) macro
55433 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_SHIFT)) & SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK)
DMIMXRT798S_cm33_core1.h55489 #define SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK (0x10U) macro
55495 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_SHIFT)) & SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK)
DMIMXRT798S_ezhv.h83416 #define SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK (0x10U) macro
83422 …(((uint32_t)(x)) << SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_SHIFT)) & SYSCON1_EDMA2_EN0_PINT1_IRQ0_EN_MASK)