Home
last modified time | relevance | path

Searched refs:SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h75848 #define SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK (0x20U) macro
75854 …t)(x)) << SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_SHIFT)) & SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK)
DMIMXRT798S_cm33_core0.h75935 #define SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK (0x20U) macro
75941 …t)(x)) << SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_SHIFT)) & SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK)
DMIMXRT798S_ezhv.h79577 #define SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK (0x20U) macro
79583 …t)(x)) << SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_SHIFT)) & SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h76408 #define SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK (0x20U) macro
76414 …t)(x)) << SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_SHIFT)) & SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK)
DMIMXRT735S_cm33_core0.h72710 #define SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK (0x20U) macro
72716 …t)(x)) << SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_SHIFT)) & SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h75935 #define SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK (0x20U) macro
75941 …t)(x)) << SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_SHIFT)) & SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK)
DMIMXRT758S_ezhv.h79553 #define SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK (0x20U) macro
79559 …t)(x)) << SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_SHIFT)) & SYSCON0_SRAM_CLKGATE_CTRL_PARTITION5_MASK)