Home
last modified time | relevance | path

Searched refs:SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h76783 #define SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK (0x10U) macro
76789 …int32_t)(x)) << SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_SHIFT)) & SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK)
DMIMXRT798S_cm33_core0.h76870 #define SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK (0x10U) macro
76876 …int32_t)(x)) << SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_SHIFT)) & SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK)
DMIMXRT798S_ezhv.h80512 #define SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK (0x10U) macro
80518 …int32_t)(x)) << SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_SHIFT)) & SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h77343 #define SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK (0x10U) macro
77349 …int32_t)(x)) << SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_SHIFT)) & SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK)
DMIMXRT735S_cm33_core0.h73645 #define SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK (0x10U) macro
73651 …int32_t)(x)) << SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_SHIFT)) & SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h76870 #define SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK (0x10U) macro
76876 …int32_t)(x)) << SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_SHIFT)) & SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK)
DMIMXRT758S_ezhv.h80488 #define SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK (0x10U) macro
80494 …int32_t)(x)) << SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_SHIFT)) & SYSCON0_EDMA0_EN1_ITRC_TAMPER1_EN_MASK)