Home
last modified time | relevance | path

Searched refs:SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK (Results 1 – 7 of 7) sorted by relevance

/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT798S/
DMIMXRT798S_hifi4.h76723 #define SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK (0x20000000U) macro
76729 …(((uint32_t)(x)) << SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_SHIFT)) & SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK)
DMIMXRT798S_cm33_core0.h76810 #define SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK (0x20000000U) macro
76816 …(((uint32_t)(x)) << SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_SHIFT)) & SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK)
DMIMXRT798S_ezhv.h80452 #define SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK (0x20000000U) macro
80458 …(((uint32_t)(x)) << SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_SHIFT)) & SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT735S/
DMIMXRT735S_ezhv.h77283 #define SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK (0x20000000U) macro
77289 …(((uint32_t)(x)) << SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_SHIFT)) & SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK)
DMIMXRT735S_cm33_core0.h73585 #define SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK (0x20000000U) macro
73591 …(((uint32_t)(x)) << SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_SHIFT)) & SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK)
/hal_nxp-latest/mcux/mcux-sdk/devices/MIMXRT758S/
DMIMXRT758S_cm33_core0.h76810 #define SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK (0x20000000U) macro
76816 …(((uint32_t)(x)) << SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_SHIFT)) & SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK)
DMIMXRT758S_ezhv.h80428 #define SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK (0x20000000U) macro
80434 …(((uint32_t)(x)) << SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_SHIFT)) & SYSCON0_EDMA0_EN0_ADC0_FIFO1_EN_MASK)