Home
last modified time | relevance | path

Searched refs:SW_PAD_CTL_PAD_SD2_CLK (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h15981 __IO uint32_t SW_PAD_CTL_PAD_SD2_CLK; /**< Pad Control Register, offset: 0x580 */ member
16530 #define IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_REG(base) ((base)->SW_PAD_CTL_PAD_SD2_CLK)
/hal_nxp-latest/imx/devices/MCIMX7D/
DMCIMX7D_M4.h21907 …__IO uint32_t SW_PAD_CTL_PAD_SD2_CLK; /**< SW_PAD_CTL_PAD_SD2_CLK SW PAD Control … member
22378 #define IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_REG(base) ((base)->SW_PAD_CTL_PAD_SD2_CLK)