Home
last modified time | relevance | path

Searched refs:SW_PAD_CTL_PAD_SD1_DATA1 (Results 1 – 2 of 2) sorted by relevance

/hal_nxp-latest/imx/devices/MCIMX6X/
DMCIMX6X_M4.h15978 __IO uint32_t SW_PAD_CTL_PAD_SD1_DATA1; /**< Pad Control Register, offset: 0x574 */ member
16527 #define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_REG(base) ((base)->SW_PAD_CTL_PAD_SD1_DATA1)
/hal_nxp-latest/imx/devices/MCIMX7D/
DMCIMX7D_M4.h21901 …__IO uint32_t SW_PAD_CTL_PAD_SD1_DATA1; /**< SW_PAD_CTL_PAD_SD1_DATA1 SW PAD Contro… member
22372 #define IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_REG(base) ((base)->SW_PAD_CTL_PAD_SD1_DATA1)